The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 08, 2000

Filed:

Jan. 30, 1998
Applicant:
Inventors:

Kazuhiro Nunomiya, Kawasaki, JP;

Toshiya Uchida, Kawasaki, JP;

Hiroko Douchi, Kawasaki, JP;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03K / ;
U.S. Cl.
CPC ...
326 68 ; 326 81 ; 327407 ;
Abstract

The present invention relates to a level interface circuit, which receives a first interface input signal having a level H and a level L, as fixed potentials, and a first reference level which is midway therebetween, and a second interface input signals having a level H, a level L and a second reference level determined in accordance with a power source voltage, and which compares an input signal of one of said first and second interface input with one of said first and second reference level signal and generates an output signal, said level interface circuit further comprising: a first and a second transistors, having a common source connection, for receiving said input signal and said reference level signal at respective gates; a current source transistor connected to said source of said first and said second transistors; a load circuit connected to drains of said first and said second transistors; a voltage control transistor provided between said load circuit and said power voltage source; and a voltage controller for determining whether said input signal corresponds to said first or said second interface input, and increasing or reducing an impedance of said power control transistor in accordance with the determination.


Find Patent Forward Citations

Loading…