The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Feb. 01, 2000
Filed:
Jun. 30, 1997
Michael Lavelle, Saratogo, CA (US);
Alex Koltzoff, Corte Madera, CA (US);
David Kehlet, Los Altos, CA (US);
Sun Microsystems, Inc., Palo Alto, CA (US);
Abstract
A fast frame buffer system and architecture supports preferably 24-bit capability and includes an integer rendering pipeline, especially useful for three-dimensional applications. The system includes a frame buffer random access memory system ('FBRAM') that includes video source data and is configurable as a single-buffer or double-buffer, a fast frame buffer controller integrated circuit ('FFB ASIC') that includes system command and video refresh control functions, and a random access memory digital-to-analog converter unit ('RAMDAC') that includes the buffer system timing generator. A FBRAM controller unit provides both parallel accelerated rendering pipeline and direct access paths to the FBRAM unit. The timing generator outputs serial clock and serial clock enable signals, the latter signal preceding horizontal blanking signals by preferably N=1 serial clock pulses to compensate for pixel signal path timing delays.