The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 07, 1999

Filed:

Jun. 03, 1997
Applicant:
Inventors:

Russell J Houghton, Essex Junction, VT (US);

Richard M Parent, Shelburne, VT (US);

Adam B Wilson, South Burlington, VT (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G05F / ;
U.S. Cl.
CPC ...
323282 ;
Abstract

A voltage regulator for DRAM chips having known short duration high current load events started by a trigger signal includes a regulating transistor operating in the weak inversion mode and a boost driver circuit. The trigger signal that starts the load event also triggers the boost driver circuit to produce a shaped boost signal at the correct time. The boost signal is applied to the gate of the regulating transistor to counteract the expected voltage drop at the output of the regulating transistor. The expected voltage drop is due to the known characteristics of the regulating transistor which include a change in threshold voltage of the regulating transistor during the high current flow of the load event. A switch device disconnects a preregulator during the load event and reconnects the preregulator thereafter. The boost signal is preferably applied to the regulating transistor through a capacitive divider.


Find Patent Forward Citations

Loading…