The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 31, 1999
Filed:
Jul. 30, 1997
Ravi Kumar Kolagotla, Breinigsville, PA (US);
Santosh K Misra, Allentown, PA (US);
Jiancheng Mo, Allentown, PA (US);
Hosahalli R Srinivas, Allentown, PA (US);
Lucent Technologies Inc., Murray Hill, NJ (US);
Abstract
An N-bit binary synchronous counter includes K counter stages, with each stage including N/K flip-flops or other suitable storage elements. A given one of the counter stages receives a carry-in signal generated by another counter stage or by a carry logic circuit. The given counter stage includes a selection circuit for selecting one of two precomputed values for application to an input of a storage element in that stage based on a value of the carry-in signal. The selection circuit may include a two-input multiplexer for each of the N/K storage elements of the given counter stage. The jth multiplexer includes a first input coupled to an output of the jth storage element, and a second input coupled to an output of a logic circuit. The logic circuit generates a logic function based on the output of the jth storage element and other lower significant storage elements in the stage. The carry-in signal is applied as a select signal to the multiplexer and is used to select which of the two multiplexer inputs will be applied as the data input of the storage element. This selection of one of two precomputed values for application to a storage element input results in the counter having a critical path delay which is substantially independent of N.