The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 17, 1999

Filed:

Jan. 10, 1997
Applicant:
Inventors:

Eric Rentschler, Ft Collins, CO (US);

Alan S Krech, Jr, Fort Collins, CO (US);

Noel D Scott, Fort Collins, CO (US);

Assignee:

Hewlett Packard Company, Palo Alto, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
345503 ; 345506 ; 345508 ; 395675 ;
Abstract

A system and associated method for dynamically allocating vertex data to a plurality of geometry accelerators in a computer graphics system based upon the relative current capability of the geometry accelerators to process the data. This efficient distribution of vertex data substantially reduces the amount of time individual geometry accelerators remain idle, thereby increasing both the efficiency of each geometry accelerator as well as the overall parallel processing of vertex data. This selective utilization of geometry accelerators thereby results in a significant increase in the throughput performance of the computer graphics system. A computer graphics system in accordance with the present invention comprises a plurality of geometry accelerators and a distributor connected through two unidirectional buses that transmit data in opposite directions. The geometry accelerators are connected, through appropriate interfacing hardware, directly to an input bus. The geometry accelerators are also coupled to an output bus in a manner that enables them to control the flow of data generated by upstream geometry accelerators. This dual bus arrangement enables the distributor to control the allocation of vertex data while enabling the geometry accelerators to control the subsequent combining of resulting rendering data.


Find Patent Forward Citations

Loading…