The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 03, 1999
Filed:
Oct. 30, 1997
Joo-young Lee, Kyungki-do, KR;
Samsung Electronics Co, Ltd., , KR;
Abstract
A contact site is formed for contacting a substrate adjacent an electrode formed on the substrate, the electrode and the substrate being separated by a first insulating layer formed on the substrate, the electrode having a top surface and a sidewall surface. A second insulating layer is formed which covers the top and sidewall surfaces of the electrode. A dielectric region is then formed on the second insulating layer, overlying the electrode and disposed adjacent an exposed portion of the second insulating layer which overlies a portion of the microelectronic layer laterally adjacent the electrode, the dielectric region having a sidewall surface adjacent the exposed portion of the second insulating layer. A third insulating layer is formed which covers the exposed portion of the second insulating layer and the sidewall surface of the dielectric region. Portions of the first, second and third insulating layers are then removed to expose a portion of the substrate adjacent the electrode while leaving the electrode covered. The dielectric region may be formed by forming an etching stop layer on the second insulating layer, forming a dielectric layer on the etching stop layer, and removing portions of the dielectric layer and the etching stop layer to expose a portion of the second insulating layer overlying a portion of the microelectronic layer laterally adjacent the electrode and to form a dielectric region and an etching stop region adjacent the exposed portion of the second insulating layer, the dielectric region and the etching stop regions having respective sidewall surfaces adjacent the exposed portion of the second insulating layer. The third insulating layer may be formed to cover the exposed portion of the second insulating layer and the sidewall surfaces of the dielectric and etching stop regions.