Semiconductor memory device

Abstract

A semiconductor memory device is provided which is able to supply data at high speed to a microprocessor (MPU) without being affected by the dispersion of power supply voltage, temperature and production process conditions. A semiconductor chip includes an address buffer, a decoder, a word driver, data lines, a sense amplifier, a main amplifier, an output buffer, and a PLL to which an external clock is applied. The PLL generates controls signals .PHI..sub.1 through .PHI..sub.7 with their phases shifted in turn, and supplies them to those internal circuits ranging from the address buffer to the output buffer. The PLL can control the phases of these control signals to be constant without being affected by the variations of temperature and power supply voltage. Thus, the internal circuits are precharged or equalized by the control signals, and then operated by the control signals to amplify data signal in turn. Therefore, the operating cycle time can be shortened as compared with the access time, and the access time can be kept constant.