The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Mar. 30, 1999
Filed:
May. 09, 1997
Ronald Timothy Horan, Houston, TX (US);
Sompong Paul Olarig, Cypress, TX (US);
Compaq Computer Corp., Houston, TX (US);
Abstract
A core logic chip set is provided in a computer system that may be configured either as a bridge between an accelerated graphics port ('AGP') bus and host and memory buses, as a bridge between an additional peripheral component interconnect ('PCI') bus and the host and memory buses, or as a bridge between a primary PCI bus and an additional PCI bus. A common bus having provisions for the PCI and AGP interface signals is connected to the core logic chip set and either an AGP or PCI device(s). The core logic chip set also has an AGP/PCI arbiter having additional Request ('REQ') and Grant ('GNT') signal lines so that more than one PCI device may be utilized on the additional PCI bus. Selection of the type of bus bridge (AGP or PCI) in the core logic chip set may be made by a hardware signal input, software during computer system configuration or power on self test ('POST'). Software configuration may also be determined upon detection of either an AGP or PCI device connected to the common bus.