System and method for performing multiway branches using a visual

Abstract

An innovative method and system of performing multiway branch operations on a microprocessor architecture which supports single instruction multiple data (SIMD) operations is provided. A computer processor includes a branch condition register, a graphic status register, a displacement register, a branch offset register, a program counter register and circuit logic responsive to a multiway branch opcode. Bitwise AND logic coupled to the branch condition register and the graphic status register performs a bitwise logical AND between a mask contained in the branch condition register and multiple comparison results contained in the graphic status register. An output port from bitwise logical AND is coupled to a constant array and selects a set of constant values based on the bitwise logical AND result value. A shifter logic coupled to the branch offset register and the displacement register bitwise left shifts the displacement value stored in the displacement register a predetermined amount based upon the value in the branch offset. The shifter logic is also coupled to receive a constant value from the constant array which is added to the shifted result by concantenating the constant value to the lower order bits shifted into the shifter logic. An adder circuit coupled to the shifter logic and a program counter register adds the results to the program counter value to generate a relative branch address. Finally, a branch logic coupled to the adder circuit responds to the multiway branch opcode and sets the program counter to the relative branch address provided by the adder circuit.