The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 02, 1999

Filed:

May. 31, 1995
Applicant:
Inventor:

Anton Johann Miller, Allentown, PA (US);

Assignee:

Lucent Technologies Inc., Murray Hill, NJ (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L / ; H01L / ; H01L / ; H01L / ;
U.S. Cl.
CPC ...
437225 ; 437228 ; 148D / ; 1566361 ;
Abstract

A method of improving the yield and achievable tolerances of integrated circuits by obtaining surface measurements of non-reflective soft mounting films used in integrated circuit manufacture. The non-reflective surface of a mounting film is first rendered reflective by applying a reflective wafer atop the film surface. This reflective test wafer, which is highly plano-parallel and preferably has a thickness less than that of the ultimate product wafer, is applied to the mounting film to be measured via direct pressure whereby the reflective test wafer conforms to and takes on the surface characteristics and contours of the film. The formerly non-reflective surface of the mounting film is thereby rendered effectively reflective and thus susceptible to optical profiling and graphical and numerical recordation by a computerized interferometer in accordance with well-known techniques. The mounting film may then be critically applied during integrated circuit manufacture, during initial wafer forming and/or during chemo-mechanical polishing for layer planarization.


Find Patent Forward Citations

Quick Actions:

Miller, Anton. (1999). Process of manufacturing an intergrated circuit having an (U.S. Patent No. 5866436). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5866436

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…