The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Sep. 22, 1998
Filed:
Jun. 20, 1994
Teh-Kuin Lee, San Jose, CA (US);
LSI Logic Corporation, Milpitas, CA (US);
Abstract
A circuit for holding constant the propagation delay time at an output terminal in response to an input signal having a varying transition time from one logic state to another logic state at an input terminal is provided. The circuit has a plurality of inverters, each inverter having an input node and an output node, connected in series between the input terminal and the output terminal. The circuit also has a first capacitive means coupled to one of the first inverter output nodes through a switch, and has a means coupled between the input terminal and the switch for engaging the switch to couple the capacitive means to one of the first inverter output nodes. The engaging means is timed to couple the capacitive means responsive to the transition time of the input signal whereby the propagation delay time at the output terminal is constant.
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile