The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 25, 1998
Filed:
Jul. 02, 1996
Craig A Heikes, Fort Collins, CO (US);
Rodolfo G Beraha, Los Altos, CA (US);
Hewlett-Packard Co., Palo Alto, CA (US);
Abstract
The present invention provides a system and method for performing precharge timing verification on a logic circuit comprising a plurality of cascaded logic blocks, where in each logic block is implemented via a dynamic logic gate characterized by having a clock resettable output. In addition, a storage element is connected at each input to the logic circuit. The method of the present invention includes the following steps: preconditioning the storage elements so that all the inputs to the logic circuit are driven high when the clock goes high; transitioning the clock high so as to drive all the inputs of the logic circuit high, thereby driving all the outputs of the logic circuit high and discharging the storage node of each logic block; transitioning the clock low to precharge the storage node of all the logic blocks in the logic circuit, and thereby driving all the outputs low; and determining the longest precharge path in the logic circuit. A precharged timing verification system of the present invention is preferably implemented on a computer system and comprises a dynamic simulation mechanism and a precharge timing mechanism for performing the precharge timing verification timing analysis of the present invention.