Pll circuit and method

Abstract

A PLL circuit for use in a digital broadcasting receiver includes a receiver for receiving a bit stream containing program clock references (PCRs) transmitted from a broadcast station. The PCRs correspond to a frequency and phase of a transmitter system clock. The circuit also contains an oscillator for generating receiver system clocks, a counter responsive to the system clocks, and a connection to allow the bit stream to flow from the receiver to the oscillator. A controller controls the counter based on differences between the PCRs in the bit stream and the counter output. A load control means successively loads the PCRs on the counter in their order of transmission to lock the frequency and phase of the receiver system clock provided from the oscillator with the frequency and phase of the transmitter system clock. This arrangement allows quick adjustment of the receiver system clock frequency and phase by removing the influence of the insertion intervals of the PCRs in the bit stream when making the adjustment.