Circuit for plug/play in peripheral component interconnect bus

Abstract

A circuit or plug/play (P/P) in a PCI bus which can store information in a PCI master/target device so that an address input board or component installed in a PCI local bus necessary for developing an information processing system adopting the PCI bus can support complete automatic, the circuit including controlling means for generating a plurality of latch enabling signals having a predetermined delay time, in accordance with a PCI reset signal, a clock signal and an address signal for reading data, input generating means having a plurality of input generating blocks and generating a plurality of data to be written in corresponding latches, in accordance with the PCI reset signal, data latching means having a plurality of latches, constituted by a plurality of latch groups corresponding to the plurality of input generating blocks, for writing data applied from the input generating means, in accordance with the latch enabling signals from the controlling means; and a PCI interface for reading and outputting corresponding data written in the respective latch groups in the latching means, in accordance with the address signal for reading externally supplied data.