The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 24, 1998

Filed:

Apr. 16, 1996
Applicant:
Inventors:

Hayden Clay Cranford, Jr, Apex, NC (US);

Scott David Huss, Raleigh, NC (US);

Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03K / ; H03B / ;
U.S. Cl.
CPC ...
327553 ; 327 94 ; 327552 ; 330107 ;
Abstract

A method and apparatus for reducing reference frequency signal and/or clock switching noise in self-tuned integrated continuous-time filters. In the master-slave automatic tuning scheme, one or more sample-and-hold circuits sample and hold the frequency control signal and Q-control signal generated by the feedback loop(s) of the automatic tuning system. The control signals are held at a constant level for a period of time during which the reference frequency signal and/or clock signal are quiescent. At one or more predetermined times, the frequency control and Q-control signals are intermittently updated to automatically tune the slave filter.


Find Patent Forward Citations

Quick Actions:

Cranford, Jr, Hayden. (1998). Method and apparatus for reducing clock switching noise in continuous (U.S. Patent No. 5731737). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5731737

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…