The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 10, 1998

Filed:

Feb. 22, 1996
Applicant:
Inventor:

Takumi Miyashita, Kawasaki, JP;

Assignee:

Fujitsu Limited, Kanagawa, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03K / ;
U.S. Cl.
CPC ...
326117 ; 326 30 ;
Abstract

A logic gate circuit includes a logic gate stage to which an input signal is supplied, for outputting a signal depending on a state of the input signal, an output driver stage having an enhancement-type transistor for pull-up and a pull-down circuit, the enhancement-type transistor having a drain connected to a power supply line, a gate to which the signal output from the logic gate stage is supplied and a source connected to the pull-down circuit, the pull-down circuit being connected to the ground line and controlled by the input signal, and a clamping circuit for clamping a gate voltage of the enhancement-type transistor of the output driver stage at a constant voltage so that a node at which the source of the enhancement-type transistor and the pull-down circuit are connected has a high level, the node being an output terminal of the logic gate circuit. A logic gate circuit may have at least an output driver stage including an enhancement-type transistor for pull-up and an enhancement-type transistor for pull-down, and a clamping circuit for clamping the gate voltage of the enhancement-type transistor for the pull-up.


Find Patent Forward Citations

Quick Actions:

Miyashita, Takumi. (1998). Mesfet logic device with clamped output drive capacity and low power (U.S. Patent No. 5726591). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5726591

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…