The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Apr. 08, 1997
Filed:
May. 04, 1995
Duane G Breid, Lakeville, MN (US);
LSI Logic Corporation, Milpitas, CA (US);
Abstract
A semiconductor cell layout definition is used to define a semiconductor cell during a layout process of an integrated circuits. The semiconductor cell performs a logical function which is implemented by one or more interconnected transistors. The cell layout definition includes a layout pattern of the interconnected transistors, a transistor width input variable, a cell loading input variable and geometry data for the interconnected transistors. The geometry data for at least one of the transistors is a function of the transistor width input variable. The cell layout definition further includes a propagation delay which is a function of the transistor width and the cell loading input variables. The transistor width input variable allows the widths of the transistors in the cell to be optimized during the layout process to reduce timing violations and minimize power consumption.