The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 10, 1996

Filed:

Mar. 20, 1992
Applicant:
Inventors:

Takeshi Aimoto, Sagamihara, JP;

Akira Ishiyama, Hadano, JP;

Hidenori Kosugi, Hadano, JP;

Masabumi Shibata, Kawasaki, JP;

Assignee:

Hitachi, Ltd., Tokyo, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
395405 ; 395444 ; 395468 ; 395470 ; 395475 ; 395480 ; 39549704 ; 395490 ; 395411 ; 395448 ;
Abstract

A data processing system is provided which includes a plurality of subsystems each including at least one instruction processor, at least one input/output device and at least one main storage device connected by local bus. The subsystems are connected to one another through bus extenders and inter-subsystem transfer lines. Each of the main storage devices is assigned for a partial address space as a part of the system address space. When an instruction processor or an input/output processor on each of the subsystems makes access to a main storage device, the operation of the system is as follows. If the address of access is in the address space limit of a main storage device on an inner subsystem, access to the main storage device on the inner subsystem is made. If the address of access is out of the address space limit of the main storage device on the inner subsystem and in the system address space assigned to the system, access to a main storage device on one of outer subsystems is made through a bus extender on the inner subsystem, inter-subsystem transfer lines and another bus extender on the one outer subsystems.


Find Patent Forward Citations

Loading…