The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Oct. 01, 1996
Filed:
Feb. 02, 1994
Gordon W Motley, Ft. Collins, CO (US);
Hewlett-Packard Company, Palo Alto, CA (US);
Abstract
ESD protection for an integrated circuit having a dirty ground is increased by including an SCR or other protection device from dirty ground to each pad whose driver uses dirty ground. The SCR or other protection device (if triggerable) is triggered by a sensing circuit that is referenced to dirty ground. If there is more than one dirty ground then the one that is used is the dirty ground that is associated with the pad to be protected. Pads not using a dirty ground may also be protected with respect to a dirty ground. A p-type substrate library cell for ESD protection of a pad may be developed that includes a first SCR from the pad to ground, a trigger circuit referenced to ground for the first SCR, a second SCR from the pad to a dirty ground, and a trigger circuit referenced that dirty ground for the second SCR. The trigger circuit for the library cell uses the presence or absence of V.sub.DD to provide high or low threshold voltages for triggering the SCR. For n-type substrates where V.sub.DD and DV.sub.DD take the place of GND and DGND, respectively, on-chip V.sub.DD cannot be allowed to select the threshold. An instance of a separate and isolated V.sub.DD brought into the IC on its own pin, and not otherwise used internally, can be used as the switching signal.