The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Sep. 17, 1996
Filed:
Oct. 20, 1992
Applicant:
Inventors:
Richard S Moore, Irvine, CA (US);
Allan F Pease, Orange, CA (US);
Assignee:
Future Domain Corporation, Irvine, CA (US);
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
395250 ; 364D / ; 364D / ;
Abstract
A single chip peripheral bus adapter circuit has a pair of input and output first in, first out (FIFO) buffers, a main buffer, and a pair of supporting registers. The registers increase the performance of the circuit by eliminating or reducing wait states.
Quick Actions:
Moore, Richard. (1996). Prefetch/prestore mechanism for peripheral controllers with shared (U.S. Patent No. 5557750). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5557750
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile