The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 26, 1996

Filed:

Apr. 02, 1993
Applicant:
Inventors:

Norris Krone, Annandale, VA (US);

Roger Pierson, Castleton, VA (US);

Glenn Connor, Laurel, MD (US);

Virgil Davis, Fulton, MD (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F / ; H04J / ;
U.S. Cl.
CPC ...
39520016 ; 3952001 ; 3642293 ; 3642401 ; 36424296 ; 370 8515 ; 370 60 ; 34082507 ;
Abstract

A high speed data collection processing and distribution system for coupling a plurality of digital data sources to a plurality of digital data processors. The system includes a plurality of segmented parallel data paths and a plurality of nodes connecting said parallel data paths in an endless ring. Each node includes an input connector for connecting the end of one of said segments of parallel data paths on a one-for-one basis; a data multiplexer, a plurality of node parallel data paths in the node corresponding to the segmented parallel data paths, respectively, connected to the input connector and the data multiplexer such that data input to the multiplexer corresponds to respective ones of the segmented parallel data paths. A processor is coupled to said node parallel data paths, and as a second input to the multiplexer a common source of clock and slot signals is independently connected to said control processor in each node, respectively, for controlling the timing thereof. Each node also includes transmit and receive FIFO buffer memories, address, exclusive source and pattern match circuits and a local clock distribution circuit.


Find Patent Forward Citations

Loading…