The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Sep. 05, 1995
Filed:
Jan. 31, 1994
Allen Thor, Livingston, NJ (US);
Advanced Micro Devices, Inc., Sunnyvale, CA (US);
Abstract
A modular architecture for fast-packet networks that comprises line interface devices (LIDs) exchangeable to support numerous line interfaces. The LIDs supply frame relay packet management devices (FRYPAMs) with unified framed data in high-level data-link control (HDLC) format and clock signals. The receiving FRYPAMs perform cyclic redundancy check (CRC) checking, check look-up tables to convert the data link connection identifier (DLCI) fields if needed, write the received frames with correct frame check sequence (FCS) fields into a frame buffer RAM and communicate with other FRYPAMs to update transmission queues. The transmitting FRYPAMs read the frames from the frame buffer RAM and send them to the transmitting LIDs coupled to destination end points. The transmitting LIDs convert the HDLC data from the FRYPAMs to the format appropriate for the specific line interface and transmit the information to the destination end points. A frame buffer manager allocates available frame buffers in the frame buffer RAM among the FRYPAMs. A control and maintenance processor handles control and maintenance operations for the fast-packet network. It updates the look-up tables and communicates DLCI and line interface parameters to the LIDs in real time.