The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 29, 1995
Filed:
Sep. 20, 1993
Ronald X Arroyo, Austin, TX (US);
William E Burky, Austin, TX (US);
Tricia A Gruwell, Austin, TX (US);
Joaquin Hinojosa, Round Rock, TX (US);
International Business Machines Corporation, Armonk, NY (US);
Abstract
Data bus steering logic routes data between various byte lanes of the system bus. Additionally, control signals are provided which allow the connected device and the steering logic to communicate and respond to requests made by the CPU. The steering logic provides a path between the attached device and the byte lanes of the system bus, to which the device is not directly connected. During load and store operations data is transferred via the steering logic and directly between the device and CPU on to the portion of the system bus that it is directly connected to. The steering logic includes a multiplexer, latch, buffer, driver and the like for each lane of data on the system bus. For example, if the system bus is 64 bits wide and a 32 bit device is connected to one-half of the bus, the steering logic will provide a path from the 32 bit device to the other 32 bits of the system bus not directly connected to the device. Thus, during a 64 bit load operation, 32 bits are provided through the steering logic and driven on to the bus. The other 32 bits of data are then retrieved and driven on to the system bus by the 32 bit device. In this example, there are two paths provided by the steering logic since a 32 bit device has half the data width of a 64 bit bus. If 8 bit devices were to be connected to a 64 bit bus, then there would be 8 data paths since the 64 bit bus has eight times the data width of an 8 bit device.