The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 06, 1995

Filed:

Sep. 29, 1992
Applicant:
Inventors:

Gary S Goldman, San Jose, CA (US);

Kent W Wendorf, San Jose, CA (US);

Assignee:

Amdahl Corporation, Sunnyvale, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
395575 ;
Abstract

An error handling and reporting mechanism is capable of taking advantage of sophisticated error analysis performed after clocks have been stopped in response to an error detected in a controller. The controller provides services in a data processing system in response to requests for controller services from a plurality of requestors. The controller includes a plurality of ports for storing requests for controller services. A plurality of servers is coupled to the plurality of ports, and perform separate services associated with the requests for controller services stored in the plurality of ports. An error reporting mechanism is included which is responsive to a detected error in a particular server associated with a request in a particular port, for posting error status in the particular port and causing clock stoppage within a clock stop latency period. An error analysis mechanism analyzes the detected errors during the clock stoppage. Error handling logic is coupled with the error analysis mechanism, and is responsive to the posted error status in the ports, for notifying a requestor of an error status posted with a request in the particular port. The error handling logic includes a stall counter, which stalls the error handling mechanism in response to the posted error status for at least the clock latency period so that the clock stoppage occurs and the error analysis mechanism completes error analysis before the requestor is notified.


Find Patent Forward Citations

Loading…