The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 23, 1995

Filed:

Feb. 22, 1994
Applicant:
Inventor:

Nobuo Watanabe, Yokohama, JP;

Assignee:

Kabushiki Kaisha Toshiba, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G11C / ;
U.S. Cl.
CPC ...
36518905 ; 36523005 ; 36518912 ; 36523009 ;
Abstract

A semiconductor memory device having: a memory cell array with random accessible memory cells disposed in a matrix form, the memory cell array including first memory cell arrays and second memory cell arrays alternately disposed in a column direction, and the first and second memory cell arrays being divided in accordance with a column address; a data register unit for storing one row data of the memory cell array, the data register unit being serially accessed by an external circuit, the data register unit having first data registers and second data registers alternately disposed in the column direction; and a data transfer gate unit including a plurality of data transfer gates for controlling data transfer between the memory cell array and the data register unit, each of the plurality of data transfer gates including a gate for connecting each of the first memory cell array to each of the first data registers, and a gate for connecting each of the second memory array to each of the second data registers, and further including a gate for connecting each of the first memory cell array to each of the second data registers, and a gate for connecting each of the second memory cell arrays to each of the first data registers.


Find Patent Forward Citations

Loading…