The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Oct. 25, 1994
Filed:
Sep. 16, 1991
Thomas F Heil, Easley, SC (US);
Craig A Walrath, Easley, SC (US);
Jimmy D Pike, Columbia, SC (US);
Edward A McDonald, Lexington, SC (US);
Arthur F Cochcroft, Jr, West Columbia, SC (US);
P Chris Raeuber, Central, SC (US);
Daniel C Robbins, Easley, SC (US);
Gene F Young, Lexington, SC (US);
NCR Corporation, Dayton, OH (US);
Abstract
Multiple processor systems are configured to include at least two system or memory buses with at least two processors coupled to each of the system buses, and at least two I/O buses which are coupled to the system buses to provide multiple expansion slots hosting up to a corresponding number of I/O bus agents for the systems at the cost of a single system bus load for each I/O bus. Each of the system and I/O buses are independently arbitrated to define decoupled bus systems for the multiple processor systems of the present invention. Main memory for the systems is made up of at least two memory interleaves, each of which can be simultaneously accessed through the system buses. Each of the I/O buses are interfaced to the system buses by an I/O interface circuit which buffers data written to and read from the main memory or memory interleaves by I/O bus agents.