Method and apparatus for early quotient completion in arithmetic division

Abstract

Apparatus and methods for early quotient completion in arithmetic division include a quotient digit generator, one or more asynchronous shift registers and a remainder comparison block. As quotient digits are generated, each digit is transferred to a different asynchronous shift register in turn. Digits are immediately propagated down each shift register to the next most significant digit position. During propagation digits are also repeated at all lesser significant digit positions. At the end of a digit generation cycle, when all asynchronous shift registers have received one new digit, the remainder comparison block determines if the current remainder is the same as the last period's remainder. If not, the remainder comparison block sends a reset signal to all the shift registers, sending reset spacers along each register that reset all duplicate versions of the last digits sent. The registers are then ready to receive next period's series of quotient digits. If the remainders are the same, the remainder comparison block halts any further quotient digit generation. Connections from each cell of the shift registers are interleaved to produce a final quotient answer that is already both correctly aligned, and has all repeating digits available and in place.