The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 12, 1994
Filed:
Feb. 08, 1993
Sanjay Popli, Sunnyvale, CA (US);
Scott Pickett, Los Gatos, CA (US);
David Hawley, Belmont, CA (US);
National Semiconductor Corporation, Santa Clara, CA (US);
Abstract
The present invention provides a configurable logic array that includes a plurality of individually configurable logic cells arranged in a matrix that includes a plurality of horizontal rows of logic cells and a plurality of vertical columns of logic cells. The array further includes at least one horizontally aligned local bus running between adjacent rows of logic cells, the logic cells in the adjacent rows being connectable thereto, and at least one vertically aligned local bus running between adjacent columns of logic cells, the logic cells in the adjacent columns being connectable thereto. The array further includes a dynamic tristate bus driver associated with each logic cell and connectable to the local busses associated with the corresponding logic cell and means for controlling the dynamic tri-state driver through one or more combinations of inputs to the logic cell.