The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 10, 1994

Filed:

Oct. 13, 1992
Applicant:
Inventor:

Masataka Tsuruta, Kyoto, JP;

Assignee:

Rohm Co., Ltd., Kyoto, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L / ;
U.S. Cl.
CPC ...
257324 ; 257326 ; 257335 ; 257411 ; 365185 ;
Abstract

A non-volatile semiconductor memory wherein in a semiconductor substrate at both sides of a gate structure, a source diffusion layer and drain diffusion layer having an opposite conductivity type impurity to that of the substrate are provided with a high impurity concentration and a threshold value of a transistor is changed by holding charges in an insulating film in the gate structure, an outer diffusion layer having the same conductivity type impurity as that of the substrate and the impurity concentration higher than that of the substrate intervenes between the drain diffusion layer and the substrate.


Find Patent Forward Citations

Tsuruta, Masataka. (1994). Non-volatile semiconductor memory with outer drain diffusion layer (U.S. Patent No. 5311049). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5311049

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…