The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Mar. 01, 1994
Filed:
Feb. 07, 1992
Hitoshi Takagi, TOkyo, JP;
Muneharu Miyazaki, TOkyo, JP;
NEC Corporation, Tokyo, JP;
Abstract
A technique for handling an interrupt request issued from an I/O (Input/Output) device controller in a data processing system which is operative in a virtual machine mode in which two flags are provided, the first one of which is set to an 'on' state in the case where a CPU (Central Processing Unit) is utilized as a master unit and is set to 'off' state in the case where the CPU is utilized as a slave unit. The second flag is set to an 'on' state in the case where the CPU is utilized as the master unit and is able to accept the interrupt request directed to a guest OS (Operating System). A first logic gate is arranged to issue a logical product of the output of the first flag and one of the outputs of the I/O device controller. A second logic gate is provided to issue a logical product of the output of the second flag and another of the outputs of the I/O device controller. Further, a third logic gate is arranged to issue a logical sum of the outputs of the first and second gates. An interrupt activator is responsive to the output of the third logic gate and then checks to see if the interrupt request issued from the I/O device controller is acceptable.