Data processing system including cache memory for rapidly converting a

Abstract

In a data processing system including a logical address cache memory device, a plurality of logical address areas are assigned to a shared physical address area. A shared memory flag representing whether the physical address area represented by each address conversion information is part of the shared memory area is added to the address conversion information used in address conversion by the physical address coincidence detection mechanism. When a cache miss is detected in the logical address cache memory device, the physical address coincidence detection mechanism performs first address conversion for converting a predetermined field of the logical address required upon a main memory access request into an upper physical address. When the shared memory flag of the address conversion information used in the first address conversion is true, the physical address coincidence detection mechanism performs second address conversion for converting an address tag of tag information read out from the main memory into an upper physical address during cache memory access upon a main memory access request, and detection of a coincidence between the first and second address conversion results.