The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 10, 1993

Filed:

Jan. 08, 1991
Applicant:
Inventors:

Brian Sinofsky, San Diego, CA (US);

Fred Lundquist, Levcadia, CA (US);

Cliff Quayle, Carlsbad, CA (US);

Assignee:

Pacific Data Products, Inc., San Diego, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C / ;
U.S. Cl.
CPC ...
36523001 ; 36518901 ;
Abstract

A method for increasing the addressable memory space of an addressed line limited computer system. In the present invention, at least two memory planes, plane zero and plane one, are provided. Each memory plane contains the maximum number of addresses that can be addressed by the available address lines. The present invention constrains the starting addresses of individual character data that are valid in each memory plane. For example, if the addresses of the memory planes are configured in hexidecimal, memory plane zero contains valid starting addresses only at those locations having a least significant nibble of zero or eight. Memory plane one is constrained to have valid starting addresses, for example, at those addresses having a least significant nibble of '4' or 'C'. A processing means is provided to determine when a starting address is provided to the memory. The processor determines which memory plane can accept the starting address as a valid starting address and enables the address lines to communicate with that memory plane. More memory planes can be defined by reviewing more bits in the starting address. For example, if two bits are reviewed, four memory planes can be defined. For a given number of address lines N reviewed, the maximum number of memory planes is 2.sup.N.


Find Patent Forward Citations

Loading…