The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 14, 1992

Filed:

Nov. 30, 1990
Applicant:
Inventors:

Alexander G Jonkers, Eindhoven, NL;

Christopher A Seams, Eindhoven, NL;

Harald Godon, Tornesch, DE;

Andre Stolmeijer, Eindhoven, NL;

Assignee:

U.S. Philips Corporation, New York, NY (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L / ;
U.S. Cl.
CPC ...
437200 ; 437193 ; 437228 ; 148D / ;
Abstract

Disclosed is a method of contacting a metal silicide pattern on an integrated semiconductor circuit which is provided with a planarized dielectric layer. A silicide-forming metal layer (9), preferably a titanium layer, is provided on the surface of a silicon substrate having a field oxide patter (2) which is provided with a conductor pattern (4) of silicon. A layer (10) of amorphous (a-) silicon is provided locally on this metal layer to form 'straps'. The entire device is heated in a nitrogen-containing atmosphere, by which the metal layer (9) is converted at least partly into metal silicide (12). A dielectric layer (13), for example of silicon oxide, is provided over the entire surface. The layer (13) is planarized and provided with contact windows (15) on the metal silicide by etching, after which a metallization (16) is provided. According to the invention, the amorphous silicon layer is provided not only at the locations of the 'straps', but also under at least those contact windows which are situated above the silicon pattern (4), and preferably below all contact windows, so that a thicker silicide layer (12B) is realized below these windows and partial or substantial removal by etching of the metal silicide in the 'shallow' contact windows is prevented.


Find Patent Forward Citations

Loading…