logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 5031097 B1

PDFFull Text
Date of Patent:
Jul. 09, 1991

Filed:

Aug. 25, 1989

Direct memory access controller

Applicant:
Inventors:

Naoichi Kitakami, Itami, JP;

Yuichi Nakao, Itami, JP;

Hiroyuki Kondo, Itami, JP;

Hideharu Toyomoto, Itami, JP;

Koji Tsuchihashi, Itami, JP;

Assignee:

Mitsubishi Denki Kabushiki Kaisha, Tokyo, JP;

Attorney:

Townsend and Townsend

Primary Examiner:

Alyssa H Bowler

Int. Cl.
CPC ...
G11C / ; G06F / ;
U.S. Cl.
CPC ...
364200 ; 36518905 ; 36518901 ;
Abstract

A direct memory access controller has a data assembly function by means of a single temporary register. This single register used for a number of channels replaces temporary registers which have been necessary for the respective channels to carry out channel transition during data assembly. By controlling channel transition during data assembly, it is possible to carry out DMA transfers in which channel transition is made during data assembly, thereby preventing an increase in the chip size.

Find Patent Forward Citations

Kitakami, Naoichi. (1991). Direct memory access controller (U.S. Patent No. 5031097). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/5031097

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…