The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 09, 1991

Filed:

Feb. 08, 1990
Applicant:
Inventors:

Hitoshi Eda, Shimodate, JP;

Kazumaro Takaiwa, Oyama, JP;

Akihiro Hayashi, Tochigi, JP;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03M / ;
U.S. Cl.
CPC ...
341100 ; 341 50 ; 375112 ; 370102 ;
Abstract

A format converting system includes a first converter which converts an input signal into N parallel signals (N is an integer). Each of the N parallel signals has a bit rate less than that of the input signal. A latch circuit temporarily latches the N parallel signals in accordance with a clock signal and outputs a plurality of latched signals having a number larger than the N. A selector selectively outputs the latched signals from the latch circuit and stuff bits to be inserted in the N parallel signals in accordance with a control signal so that N parallel output signals having the N parallel signal and the stuff bits are output from the selector. The stuff bits are used for converting a frame format of the input signal into a different frame format. A control circuit generates the clock signal and generates the control signal which instructs the selector to change an order of selecting the latched outputs and the stuff bits to thereby form the N parallel output signals when the number of the stuff bits to be inserted into the N parallel signals is not an integer multiple of N. A second converter converts the N parallel output signals into a serial output signal having the different frame format.


Find Patent Forward Citations

Loading…