The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 18, 1990

Filed:

Apr. 01, 1988
Applicant:
Inventors:

Perry Makris, Fairfax, VA (US);

Frederick Choi, Herndon, VA (US);

Mark Klimek, Centreville, VA (US);

James Mapp, Herndon, VA (US);

Koji Munemoto, Herndon, VA (US);

Jeff Nicoll, Chantilly, VA (US);

Mark Soderberg, Sterling, VA (US);

James A Moore, Fairfax, VA (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
364200 ; 3642283 ; 3642222 ; 3642426 ; 3642428 ;
Abstract

A packet switch receives data and processes it for assembly into packages. A bus allows communication between each of the data processing units of the switch and one or more storage units for storing the data packets. Arbitration for deciding which of the processing units will be granted access to the bus is performed by a system which selectively and alterably designates any of at least two different levels of priority of access to the bus for each of the processing units, and the relative percentages of time of access for the different priorty levels. The system assures greater access to the bus by those of the processing units having the higher level of priority. If communication is provided by two buses, the requests for access are alternated between them. The arbitration system provides selective access to the bus in any of a plurality of bus cycles including a read cycle, a write cycle and a read/modify/write cycle, and grants a request for access from a higher priority processing unit within one bus cycle.


Find Patent Forward Citations

Loading…