logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 4954877 B1

PDFFull Text
Date of Patent:
Sep. 04, 1990

Filed:

Aug. 02, 1989

Chip carrier

Applicant:
Inventors:

Keiichirou Nakanishi, Kokubunji, JP;

Minoru Yamada, Hanno, JP;

Masakazu Yamamoto, Kodaira, JP;

Satoru Ogihara, Hitachi, JP;

Hiroichi Shinohara, Hitachi, JP;

Hideo Suzuki, Katsuta, JP;

Assignee:

Hitachi, Ltd., Tokyo, JP;

Attorney:

Antonelli, Terry, Stout & Kraus

Primary Examiner:

Rolf Hille

Assistant Examiner:

Hoanganh Le

Int. Cl.
CPC ...
H01L / ;
U.S. Cl.
CPC ...
357 80 ; 357 68 ; 357 65 ;
Abstract

The present invention relates to a chip carrier, on which LSI chips are mounted and a chip carrier is disclosed, in which a region where power source throughholes are arranged and a region where signal throughholes are arranged are separated from each other and a coupling capacitor is formed only in the region where the power source throughholes are arranged with an intention to reduce noise.

Find Patent Forward Citations

Quick Actions:

Nakanishi, Keiichirou. (1990). Chip carrier (U.S. Patent No. 4954877). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/4954877

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…