The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 09, 1990

Filed:

Nov. 10, 1988
Applicant:
Inventor:

Eiji Masuda, Kawasaki, JP;

Assignee:

Kabushiki Kaisha Toshiba, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03K / ; G06F / ;
U.S. Cl.
CPC ...
307451 ; 307443 ; 307445 ; 307448 ; 307465 ; 307469 ; 364716 ;
Abstract

Two basic logical circuits having a transfer gate section consisting of a channel MOS transistor and a P-channel MOS transistor, the gate electrode of the former being connected to a first input terminal to which a first input signal is applied, the gate electrode of the latter being connected to a second input terminal, the source electrodes of the N-channel and P-channel MOS transistors connected in parallel being connected to a third input terminal to which a third input signal is applied, and either a P-channel MOS switching transistor or a N-channel MOS transistsor. When the P-channel MOS transistor is used as the switching transistor, its gate electrode is connected to the first input terminal and the remaining electrodes are connected to an output terminal and the second input terminal, thereby realizing either NAND operation or OR operation by the same circuit construction but in accordance with the combination of the three input signals. On the other hand, when the N-channel MOS transistor is used as the switching transistor, its gate electrode is connected to the second input terminal and the remaining electrodes thereof are connected to the output terminal and the first input terminal, thereby realizing either AND or NOR operation by the same circuit construction but in accordance with the different combination of the three input signals applied to the three imput terminals.


Find Patent Forward Citations

Loading…