logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 4794471 B1

PDFFull Text
Date of Patent:
Dec. 27, 1988

Filed:

Jun. 09, 1987

Mode processing circuit

Applicant:
Inventors:

Keiichiro Shimada, Kanagawa, JP;

Yuriko Kishitaka, Chiba, JP;

Toru Miura, Kanagawa, JP;

Koji Iwamoto, Tokyo, JP;

Kenichi Ito, Kanagawa, JP;

Ryo Ito, Tokyo, JP;

Katsumi Matsuno, Tokyo, JP;

Assignee:

Sony Corporation, , JP;

Attorney:

Limbach, Limbach & Sutton

Primary Examiner:

Robert S Tupper

Int. Cl.
CPC ...
G11B / ;
U.S. Cl.
CPC ...
360 69 ; 360137 ;
Abstract

A mode processing circuit for a multi-operation mode electronic apparatus including a mode stack having a plurality of stages in which an input command signal is stored as an operation mode of the multi-operation mode electronic apparatus, wherein the operation mode inputted to the mode stack is sequentially stored and optimized and the optimized operation mode is read out from the mode stack in the sequential order and then executed after the transition of the operation mode is ended.

Find Patent Forward Citations

Shimada, Keiichiro. (1988). Mode processing circuit (U.S. Patent No. 4794471). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/4794471

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…