The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 17, 1987

Filed:

Jul. 26, 1985
Applicant:
Inventors:

Toshinori Watanabe, Sagamihara, JP;

Tetsuya Masuishi, Machida, JP;

Koji Sasaki, Minato, JP;

Koichi Haruna, Yokohama, JP;

Noboru Horie, Takasaki, JP;

Assignee:

Hitachi, Ltd., Tokyo, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
364491 ;
Abstract

The structure of a circuit which is given basic net data is stored as a pattern, the compliance of the basic net data with the pattern is checked by the separately prepared search function, and upon fulfillment of compliance the pattern is determined to exist within the circuit. The subcircuit to be recognized by elements is not directly defined, but is defined using an intermediate expression defined recursively so as to implement a search through pattern matching. In another form, one input terminal is specified, which is followed by a search for blocks having the terminal as an input node and the search for blocks having one of the output node strings as an input node recursively and cyclically until the output terminal is reached, so as to extract a string of nodes on which the signal is propagated. The system is provided with functions for recognizing and comprehending subsidiary structures of the circuit which are not defined by the entered net data. By the combinational use of the recognition result and the layout shape generating function prepared separately, the layout shape of the subsidiary structures are determined. Shapes of objects determined through the above process are laid out automatically, while avoiding obstacles, within a predetermined space. According to still another form, layout patterns of variable structure memorizing the object layout and wiring affair are prepared in advance, and a layout plan for a circuit having a hierarchical structure is created through the operation of embedding the circuit to be laid out into a pattern.


Find Patent Forward Citations

Loading…