The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
May. 27, 1986
Filed:
Jun. 06, 1983
Ray E Larson, Fort Worth, TX (US);
Power Controls Corporation, San Antonio, TX (US);
Abstract
A circuit for varying the current to a load and, simultaneously, limiting the output of the load to a predetermined time interval. A timer chip having an RC network receives rectified current from an AC voltage source and responds thereto with a high output, which is used to bias an NPN transistor. The transistor permits the flow of rectified current to a logic triac, thereby triggering the logic triac and enabling current from the AC voltage source to flow to a variable resistor in series connection with a gating/AC timing capacitor, thereby triggering a diac. The diac responds to the controlled current flow from the variable resistor by operating the gate of a power control triac and permitting the desired current flow between the load and the AC voltage source through the power control triac. When the output of the timer chip is low at the end of the predetermined time interval, the logic triac prohibits the flow of current to the diac, thereby prohibiting the flow of current to the load across the power control triac.