The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 04, 1986

Filed:

Mar. 27, 1985
Applicant:
Inventors:

William D Hill, San Jose, CA (US);

William A Mercanti, Jr, Campbell, CA (US);

Christian K Apple, Mountain View, CA (US);

Gary S Loomis, Johnston, RI (US);

Assignee:

General Electric Company, San Jose, CA (US);

Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G21C / ;
U.S. Cl.
CPC ...
376259 ; 376215 ; 376217 ;
Abstract

A universal logic card is disclosed which contains both pre-programmed functional circuitry for actuating channel logic and dedicated test circuitry for system controller test and for constant and looping interrogation of the pre-programmed channel logic in absence of self-test system controller test. The disclosed card resides as a channel in a self-test system for a nuclear power plant supplementing the nuclear reaction protection system. The card is pre-programmed in digital logic to act equivalent to an analog circuit during actual plant operation. Additionally, the card responds to system controlled surveillance of the nuclear protection system. In system controlled surveillance, a central microprocessor serially addresses system circuit cards such as the one disclosed and loads these cards at predetermined input points with test commands. The addressed cards are thereafter simultaneously activated by a system-wide command. A test pulse, whose duration is so short that it is in effect transparent to the system and therefore cannot cause overall operation, is released. The pulse passes through the pre-programmed channel logic on the universal card along the actual program actuated components to verify, on the real actuating path, the operating integrity of the system. After an appropriate response interval, the output state of the system is recorded in output registers and thereafter read under control from the controller computer memory. Finally, the programmed card in the absence of system-wide test is monitored by a looping secondary computer, which computer reads the card inputs and outputs, verifies the RAM and ROM memories, constantly monitors the system timers, and dependent upon overall state verifies the accuracy of transfer function within the card. This test circuitry is in effect disabled upon system controller testor only and even remains in operation during actual system manipulation using the programmed digital logic.


Find Patent Forward Citations

Hill, William. (1986). Universal logic card (U.S. Patent No. 4574068). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/4574068

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…