The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 17, 1985

Filed:

Sep. 22, 1983
Applicant:
Inventor:

Hendrik Vrielink, Eindhoven, NL;

Assignee:

U.S. Philips Corporation, New York, NY (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
364900 ;
Abstract

An integrated sorting device for data words comprises a bidirectional bus (54) to which are connected the address input (AD) of a memory (52), a command register (66) for memory clear, sorting criterion and pointer reset signals, a multiplexer (74) and an address counter (98). In a write mode of operation, data words arriving on the bus address the memory and representations thereof, e.g. binary 1s, are stored therein. Briefly before each such storage operation, the same memory location is read and any representation (DOUT) already stored therein is used to trigger flip-flop (82) to indicate that an overflow condition exists. During a read operation, the address counter addresses the successive memory addresses under the control of an oscillator (88). When a filled memory location is reached, a further flip-flop (94) causes the counter to stop and a 'ready' signal (RDY) is outputted. The counter resumes counting when the relevant memory location has been read completely. The multiplexer feeds the overflow signal and a read termination signal derived from the address counter to the bus.


Find Patent Forward Citations

Loading…