The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Mar. 05, 1985
Filed:
Jun. 29, 1981
Alexander S Lushtak, San Francisco, CA (US);
John S Forker, Los Altos, CA (US);
Matsushita Electric Industrial Co., Ltd., Osaka, JP;
Abstract
A computer system has an addressing capability many times greater than the number of address which can be generated by its binary address lines through the use of a plurality of addressable banks (14, 16, 18, 22, 30, 34) (memory, addressable peripherals or addressable system controls) in each of a plurality of different ranges, (II, III, IV) with several different banks in each of said plural address ranges being useable in combination for any given mode of operation or program. Bank selection within an address range is effected within program control by first supplying (1) an address which enables a bank select decoding latch (28), and (2) a data code for selecting the desired bank, whereupon the bank will be latched and enabled for use in a later normal addressing operation. ROM banks (14, 16, 18), implemented in monolithic circuit form, are selected by decoder latch outputs (D2, D1, D0) which cause the bank (40) to be energized from a non-energized state, thereby eliminating (1) the need for a separate chip-select terminal, and (2) standby power consumption. Addressable peripheral equipment and system controls (30, 34) (non-ROM hardware) are mapped in an address range (III) containing ROM banks. Writing to this address range automatically goes to the non-ROM hardware since the ROM banks are incapable of receiving data. Reading from the non-ROM hardware is effected by preselecting non-ROM hardware through the use of specific data codes.