The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 25, 1983

Filed:

Oct. 15, 1981
Applicant:
Inventor:

John M Yarborough, Jr, Palo Alto, CA (US);

Assignee:

SRI International, Menlo Park, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H04L / ;
U.S. Cl.
CPC ...
371 47 ; 371 42 ; 371 49 ; 375106 ;
Abstract

Method and apparatus for locking onto the parity bit of a bit stream of equal length words, each of which words includes a parity bit, are disclosed. The bit stream is shifted through a data shift register which includes a plurality of word length sections. Parity of bits contained in the first section of the data shift register is checked every bit interval of the bit stream. Two parity bit shift registers are provided, the first of which is one word in the length and the second of which is of the same length as the data shift register. The output from the parity checking means is connected to serial inputs of said first and second parity bit shift registers through a logic gate controlled by the serial output from the first parity bit shift register. When the serial output from the first parity bit shift register is a 'one' bit, the results of the parity check are entered into said first and second parity bit shift registers through said logic gate, and when the serial output therefrom is a 'zero' bit, a 'zero' bit is entered into said first and second parity bit shift registers. Means are provided for connecting parallel outputs of said second parity bit shift register to a decision logic circuit having a word clock pulse output which is synchronized with parity bits in the bit stream when the apparatus is locked onto parity bits in the stream.


Find Patent Forward Citations

Loading…