The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 06, 1982
Filed:
Sep. 09, 1980
Kunihiko Kanda, Yokohama, JP;
Sigma Corporation, Tokyo, JP;
Abstract
A method for forming a electrical interconnections, according to the invention, comprises forming number of semiconductor circuit elements on one semiconductor substrate, depositing an electrically conductive layer on substantially the entire surface of the semiconductor substrate, etching the electrically conductive layer patterned by the photolithography, for example, coating a photoresist on the electrically conductive layer, placing a mask of a pattern of electrical connecting lines on the photoresist-coated conductive layer and exposing the assembly to actinic rays to effect a development treatment, then placing one electrode composed of the electrochemically same material as that of the electrically conductive layer so that at least one point of said one electrode is brought into contact with the electrically conductive layer, dipping the assembly in an etching solution while using as the other electrode an electric conductor composed of a material electrochemically different from the material of the electrically conductive layer, performing wet chemical etching of the electrically conductive layer while measuring an electric current flowing between the two electrodes, and terminating etching of the electrically conductive layer when said current largely decreases or continuing etching for a certain time after said current largely decreases and is reduced below a timely determined level whereby electrical interconnections are formed for the respective semiconductor circuit elements on the semiconductor substrate.