Buffer memory arrangement

Abstract

A buffer memory arrangement for use in conjunction with a controller and a plurality of peripheral units and/or subsystems of a data processing system. The arrangement includes a dynamic RAM buffer memory for receiving and storing information from the peripheral units or subsystems and for supplying stored information to such units, an address pointer memory for storing buffer memory addresses identifying locations in buffer memory from which information is to be read or into which information is to be stored, and an encoder responsive to a request signal from a peripheral unit or subsystem for supplying an identity signal to the address pointer memory, which signal identifies the requesting peripheral unit or subsystem and specifies location in the address pointer memory containing buffer memory addresses which are to be applied to the buffer memory. Upon designating the location in buffer memory from which information is to be read or into which information is to be stored, the identified peripheral unit or subsystem signals the buffer memory to indicate that information is to be read or written; then, if information is to be written into the buffer memory, such information is supplied by the peripheral unit, and if information is to be read from the buffer memory, the buffer memory supplies such information to the requesting unit or subsystem.