The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 23, 1982

Filed:

Feb. 28, 1980
Applicant:
Inventor:

Junji Namiki, Tokyo, JP;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H04B / ;
U.S. Cl.
CPC ...
375 14 ; 328165 ; 328167 ; 333 18 ; 333 / ; 375 99 ; 375101 ; 455295 ; 455296 ;
Abstract

The invention is used in a receiver for a communication system, which transmits periodically occurring digital signals over a pair of orthogonally related polarized waves. Horizontal signals from one of the orthogonal waves are applied to a first input terminal of an equalizer in the receiver. Vertical signals from the other of the orthogonal waves are applied to a second input terminal. An individually associated, cascaded plurality of delay circuits is coupled to each of the input terminals. The delay in each of the delay circuits is equal to the time spacing between the occurring signals. Therefore, a plurality of the recurring digital signals appear simultaneously at the outputs of each of the delay circuits. A variable attenuator, individually associated with the output of each delay circuit, is adjusted to pass an incremental signal responsive to each of the occurring signals appearing simultaneously at the outputs of the delay circuits. These incremental signals are added to produce a first full signal when all of the digital signals received at one of the input terminals appear simultaneously at the outputs of the delay circuits associated therewith. The adder also adds the incremental signals to produce a second full signal when all of the digital signals received at the other of the input terminals appear simultaneously at the outputs of the delay circuits associated therewith. The polarity of the second full signal is opposite to the polarity of the first full signal. Therefore, the second full signal is subtracted from that part of the first full signal which appears simultaneously with the second full signal. This subtracted signal is the interference in the first signal which occurs responsive to the second signal. Therefore, only the signal applied to one input terminal appears at the output of the adder.


Find Patent Forward Citations

Namiki, Junji. (1982). Digital equalizer for a cross-polarization receiver (U.S. Patent No. 4321705). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/4321705

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…