The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 23, 1980

Filed:

Nov. 13, 1978
Applicant:
Inventor:

Horst Kister, Wehrheim, DE;

Assignee:

VDO Adolf Schindling AG, Frankfurt am Main, DE;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H04J / ;
U.S. Cl.
CPC ...
370 85 ; 370-9 ; 370100 ;
Abstract

An arrangement for time-division multiplex data transmission having a data bus system which comprises a data bus circuit, several subscribers which are connected to the data bus circuit and have a transmitter part and a receiver part and communicate with one another by data transmission in a predetermined sequence in a given combination, and at least one clock generator, in which the sequence of all the given combinations of the subscribers runs through during a time frame and a time slot within the time frame is available for connecting each combination. Each subscriber includes at least one programmable counter for emitting a control signal when a programmed number has been reached and for resetting itself to zero when a given counting capacity which is the same for all counters has been reached. The programmable counter has a counter input connected to the clock generator and a first control output. A switching device is connected to the first control output for forming a data-transmitting connection between the data bus circuit and a data source or data sink respectively of each subscriber. Each subscriber has its clock generator. The programmable counter of each subscriber can be reset synchronously with the programmable counter of the other subscribers and can not be subjected at its counter input to clock pulses generated by the clock generator until the programmable counter of a slowest of the subscribers has been reset, which determines the end of the time frame, whereby the programmable counters of all the subscribers are synchronized with one another.


Find Patent Forward Citations

Loading…