The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 02, 1980

Filed:

Dec. 08, 1978
Applicant:
Inventor:

Randy D Rhodes, Frenchtown, NJ (US);

Assignee:

RCA Corporation, New York, NY (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H03K / ;
U.S. Cl.
CPC ...
328133 ; 307232 ; 328110 ;
Abstract

A digital phase detector responsive to input signal transitions of first and second input signals for producing output current pulses of first and second polarities dependent upon whether the first input signal leads or lags the second; the width of the output pulses being proportional to the amount of phase lead or lag. The phase detector includes two edge triggered bistable circuits for controlling a tri-state current source which provides positive, negative, or zero current depending upon the respective logical states of the bistable circuits. The detector circuit is arranged so that the bistable circuits are placed in the SET state by signal applied to their respective input terminals, provided both bistable circuits are in the RESET state. Each bistable circuit is RESET by pulses supplied from a respective pulse forming circuit. The pulse forming circuit is conditioned by the bistable circuit it drives to be selectively responsive to the input signal being applied to the other bistable circuit. Only one of the bistable circuits is in the SET state at one time for the two input signals being out of phase. Both bistable circuits simultaneously alternate between SET and RESET states when the input signals are in phase.


Find Patent Forward Citations

Loading…